日韩AV毛片免费观看_亚洲欧美国产中文字幕蜜臀_免費島國AV片在線播放網站_第一av中文字幕_亚洲国产成人在线播放_爆乳无码中文字幕在线观看_看黄片的软件有那些_无码久久制服丝袜第二页_人妻互换一二三区激情视频_japan日本成熟丰满熟妇

CN
  • 24-hour global service hotline+86-0592-5616400 13906049004

HJX-AD9361-X4

HJX-AD9361-X4

 HJX-AD9361-X4 Phase synchronization platform is a SDR platform based on 4 pieces of AD9361, which can realize 8-channel RF signal acquisition. Phase synchronization requires the user to design the switching network of the RF front end and the related phase synchronization algorithm, which is very suitable for the application of matrix receiving system.

Product Details

- FPGA chip: Xilinx Zynq XC7Z035-2FFG900I

- DDR chip: 512MB DDR3

- FLASH chip: 256Mb QSPI

- Number of sending and receiving channels: 8Tx, 8Rx

- RF Frequency range: 70MHz to 6GHz

- Digital interface: SFPx4

- Network port: 100/1000M

- Communication interface: RS232/JTAG/FPGA GP10

- Size :220mmx 100mm

- System reference clock: local TCXO/ external reference clock/Optical fiber recovery clock

1720425541388149.jpg